

A marked up version showing amendments to any claims being changed is provided in one or more accompanying pages separate from this amendment in accordance with 37 C.F.R. § 1.121(c)(1)(ii). Any claim not accompanied by a marked up version has not been changed relative to the immediate prior version, except that marked up versions are not being supplied for any added claim or canceled claim.

38. Integrated circuitry comprising a semiconductor substrate having an area within which a plurality of n-type and p-type field effect transistors are formed, the respective transistors comprising a gate, a gate dielectric layer and source/drain regions, the gate dielectric layer of the p-type field effect transistors comprising an oxide having nitrogen atoms therein, and the nitrogen atoms being higher in concentration within the gate dielectric layer at only one elevational location as compared to another elevational location, the gate dielectric layer of the n-type field effect transistors being different in composition from the gate dielectric layer of the p-type field effect transistors. 102

39. The integrated circuitry of claim 38 wherein the gate dielectric layer of the p-type transistors comprises silicon dioxide. 102

103 40. The integrated circuitry of claim 38 wherein the gate dielectric layer of the p-type transistors are of a different thickness relative the gate dielectric layer of the n-type transistors.

41. The integrated circuitry of claim 38 wherein the concentration of nitrogen atoms in the gate dielectric layer of the p-type transistors at the one elevational location is from 0.1% molar to 10.0% molar. 103

42. The integrated circuitry of claim 38 wherein the one elevational location is located proximate an interface of the gate dielectric layer with the semiconductor substrate. 0

43. Integrated circuitry comprising a semiconductor substrate having an area within which a plurality of n-type and p-type field effect transistors are formed, the respective transistors comprising a gate, a gate dielectric layer and source/drain regions, the gate dielectric layer of the p-type field effect transistors comprising silicon dioxide having nitrogen atoms therein, the nitrogen atoms being higher in concentration within the gate dielectric layer at only one elevational location as compared to another elevational location and at a concentration of from 0.1% molar to 10.0% molar, the gate dielectric layer of the n-type field effect transistors comprising silicon dioxide material proximate an interface of the gate dielectric layer with the semiconductor substrate which is substantially void of nitrogen atoms. //

44. The integrated circuitry of claim 43 wherein the one elevational location is located proximate an interface of the gate dielectric layer with the semiconductor substrate. //

45. Integrated circuitry comprising a semiconductor substrate substantially devoid of nitrogen atoms and having an area within which a plurality of n-type and p-type field effect transistors are formed, the respective transistors comprising a gate, a gate dielectric layer and source/drain regions, the gate dielectric layer of the p-type field effect transistors comprising an oxide having nitrogen atoms therein, the gate dielectric layer of the n-type field effect transistors being different in composition from the gate dielectric layer of the p-type field effect transistors.

102

46. The integrated circuitry of claim 45 wherein the nitrogen atoms are higher in concentration within the gate dielectric layer at only one elevational location as compared to another elevational location.

102

47. Integrated circuitry comprising a semiconductor substrate substantially devoid of nitrogen atoms and having an area within which a plurality of n-type and p-type field effect transistors are formed, the respective transistors comprising a gate, a gate dielectric layer and source/drain regions, the gate dielectric layer of the p-type field effect transistors comprising silicon dioxide having nitrogen atoms therein, the gate dielectric layer of the n-type field effect transistors comprising silicon dioxide material proximate an interface of the gate dielectric layer with the semiconductor substrate, the silicon dioxide material being substantially void of nitrogen atoms.

//

48. The integrated circuitry of claim 47 wherein the nitrogen atoms being higher in concentration within the gate dielectric layer at only one elevational location as compared to another elevational location. //

49. The integrated circuitry of claim 47 wherein the nitrogen atoms being higher in concentration within the gate dielectric layer at only one elevational location as compared to another elevational location and at a concentration of from 0.1% molar to 10.0% molar. //

Please add the following new claims:

Sub
ca 7
B1
50. (New) The integrated circuitry of claim 38 wherein the semiconductor substrate forms an interface with the respective n-type and p-type field effect transistors, and wherein the semiconductor substrate at the interface is substantially void of nitrogen atoms. 102

51. (New) The integrated circuitry of claim 43 wherein the semiconductor substrate at the interface is substantially void of nitrogen atoms. //

52. (New) The integrated circuitry of claim 45 wherein the semiconductor substrate forms an interface with the respective n-type and p-type field effect transistors, and wherein the semiconductor substrate at the interface is substantially void of nitrogen atoms. 102

Cont
B₁
Sub
C₂ 7

53. (New) The integrated circuitry of claim 47 wherein the semiconductor substrate at the interface is substantially void of nitrogen atoms. ✓
